

# IC-EMC

## Simulation of Electromagnetic Compatibility of Integrated Circuits



Etienne SICARD  
INSA/DGEI  
University of Toulouse  
31077 Toulouse - France  
[Etienne.sicard@insa-toulouse.fr](mailto:Etienne.sicard@insa-toulouse.fr)






Alexandre BOYER  
INSA/DGEI, LAAS/CNRS  
University of Toulouse  
31077 Toulouse - France  
[Alexandre.boyer@insa-toulouse.fr](mailto:Alexandre.boyer@insa-toulouse.fr)

1. CONTEXT
2. TECHNOLOGY TRENDS
3. MOTIVATION
4. WHAT IS IC-EMC
5. SUPPORTED STANDARD
6. EXAMPLES


## CONTEXT - WHY EMC OF IC ?

- Until mid 90's, IC designers had no consideration about EMC problems in their design..
- Starting 1996, automotive customers started to select ICs on EMC criteria
- Starting 2005, mobile industry required EMC in System in package
- Starting 2015, massive 3D integration will require careful EMC design
- “Urgent Need to Integrate EMC and Product Safety into Engineering Curriculum of Technical Universities”



# CONTEXT - FROM SYSTEM TO INTEGRATED CIRCUIT EMC

- Susceptibility




- Emission



Hardware fault  
Software failure  
Function Loss

# TECHNOLOGY TRENDS TOWARDS TERA DEVICES




# TECHNOLOGY TRENDS

## INCREASED SWITCHING NOISE

Today




High K Metal Gate to  
increase field effect

FinFET for  
increasing drive  
current and reducing  
leakage



**MOS**  
Current drive  
(mA/μm)

Strain to increase  
mobility



$I_{off}$ : 100nA/  
μm

10nA


1 nA



Technology node

# TECHNOLOGY TRENDS DECREASED NOISE MARGIN

- VDD is lowered to 800mV in 14-nm technology




## TECHNOLOGY TRENDS INCREASED COST

- More complex process
- Challenges in nano-scale patterning
- 20 companies in 130nm
- 4 companies (alliances) in 14nm
- 7 Billion \$ fab cost
- IC design cost explosion:

1 IC DESIGN  
150 M\$


1 RUN  
ITERATION  
10 M\$



A. Manocha, Foundry driven innovation in the mobility era, Global Foundries, 2013








- Lack of tools, guidelines and training in EMC of Integrated circuits, for improved EMC before fabrication



- A schematic editor
- An interface to Spice analog simulation
- A post-processor to compare simulated with measured spectrum
- An Electromagnetic solver for radiated field
- Freeware, online
- 250 pp documentation, 15 case studies
- 1-week trainings

## Key tools



## SUPPORTED STANDARD MEASUREMENT METHODS

- **IC-EMC is using simple models of standards EMC methods**

1/150  $\Omega$

TEM, GTEM

Near-field scan



Direct Power Injection

- **Maybe used for**

Emission









Immunity

- **These first-order models allow fast predictions upto 1GHz with reasonable accuracy**



[www.iec.ch](http://www.iec.ch)

- IC-EMC illustrates concrete application of IBIS, ICEM and ICIM models for EMC prediction

<p>1. ICEM-CE - Conducted RF emission</p>  	<p>2. ICEM-RE - Radiated RF emission</p>  
<p>4. ICIM-CI - Conducted RF immunity</p>  	<p>4. ICIM-RI - Radiated RF immunity</p>  



[www.iec.ch](http://www.iec.ch)



[www.eda.org/ibis](http://www.eda.org/ibis)



## EXAMPLE 1 – IMPEDANCE MODELLING

- $Z(f)$  measurements based on [s] using network analyzer and microwave probes
- Package pitch: 1mm down to 250 $\mu$ m
- Frequency of interest: 1 MHz – 10 GHz



*Vector  
Network  
Analyzer*



*GHz  
probes*





*[s]  
 $Z(f)$*




## EXAMPLE 1 – IMPEDANCE MODELLING

- Tune R,L,C based model from measured  $Z(f)$
- Identify dominant parameters and to link the values to physical characteristics
- Package impedance
- On-chip impedance
- PCB tracks impedance
- Discrete R,L,C
- EMC probes






## EXAMPLE 2 – PREDICT CONDUCTED EMISSION

- Build emission model
- Tune a model from measured spectrum (1/150 Ω method)
- Identify dominant parameters (I, L,C..) and to link the values to IC characteristics
- Number of gates
- On-chip decoupling
- Supply pairs




- Freescale MPC 5534 case study
- One core, two BGA package versions (208, 324 pins)







324 pins




208 pins



Amplitude (dB $\mu$ V)




Amplitude (dB $\mu$ V)



E. Rogard, Characterization and Modelling of Parasitic Emission of a 32-bit Automotive Microcontroller Mounted on 2 Types of BGA, EMC Austin 2009


## EXAMPLE 3 – PREDICT IMMUNITY

- Immunity modelling does not concern only the IC
- The power injection setup must be modeled with care
  - Power amplifier
  - Coupler
  - Forward, reflected Power
  - PCB Injection path
  - Coupling to IC
- The Input/output structures of the IC are critical
- The IC failure criteria is an opened issue





## EXAMPLE 3 – PREDICT CONDUCTED IMMUNITY


- A model can be tuned from measured immunity measurement (DPI method)
- Exploit coupler, power extraction, susceptibility criteria.
- IC-EMC eases the iterative simulation



## EXAMPLE 3 – PREDICT CONDUCTED IMMUNITY






- 16 bit micro-controller
- Direct power injection
- Input buffer aggression
- Sinusoidal mode
- Simulation criterion: Logical change of input buffer



## EXAMPLE 4 RADIATED EMISSION

- Radiating elements representing local magnetic field sources, associated to inductances
- Extreme simplification of thousands of elementary sources




scan 1.5e-3 50e6 3e-3

tran 0.1n 1u


## EXAMPLE 4 RADIATED EMISSION

- Power domain floorplan analysis enables to visualize unbalanced networks
- Risk of loops and radiation


*Supply:*  
DDR\_DVD  
DDIF




DDRA  
I/Os



*Ground of  
DDR*




DDR B  
I/Os




## EXAMPLE 4 RADIATED EMISSION

- NFS measurement vs simulation of Hz of a System-on-chip with DDR supply network




(a) measurement




(b) simulation

# EXAMPLE 5 3D PACKAGE ON PACKAGE

- Merge of two IBIS of different ICs. SI/PI prospective analysis




Lower BGA to board (0.4mm pitch)





Upper BGA to memories (0.5mm pitch)

2 channels of  
32-bit 1.2V  
DDR3, 5 GB/s





- An environment for EMC prediction at IC level and trainings has been developed
- The IC-EMC tool is a freeware
- Several IC case study available (measurements, models)
- Continuing education in EMC of ICs based on measurements & simulations
- Close contact with industry for case-study analysis



[www.emccompo.org](http://www.emccompo.org), Nov. 2015

*Tool, manual, slides online at*  
[www.ic-emc.org](http://www.ic-emc.org)

**INSA**

INSTITUT NATIONAL  
DES SCIENCES  
APPLIQUÉES  
TOULOUSE

DEPARTEMENT DE GENIE  
ELECTRIQUE ET INFORMATIQUE

***Merci pour votre attention***



Université  
de Toulouse